FPGA, CPLD, and ASIC solutions from Altera
University Program
  • Downloads
  • Educational Materials
  • Announcements
  • Innovate Contests
  • Members
  • Support

Digital Logic Laboratory Exercises

Altera Home > University Program > Educational Materials > Digital Logic > Exercises

Altera provides a number of ready-to-teach laboratory exercises for digital logic courses. Both Verilog and VHDL versions of exercises are provided.

The exercises begin with fundamental concepts and show simple operations on the DE2/DE1 boards, such as using switches and controlling LEDs and seven-segment displays. They assume that students are just beginning to learn about digital logic concepts and require solutions that use simple logic expressions. Subsequent exercises progress to more advanced topics such as arithmetic circuits, flipflops, counters, finite state machines, datapaths, and a simple processor.

As an aid for instructors, a complete solution for each lab exercise is available in Verilog and VHDL. Unformatted text versions of these exercises and the source files for the figures are also available. Professors and lecturers may request access to the solutions material by clicking the link below.

  • Request lab solutions

The following table shows the available laboratory exercises. Each exercise is avalable in both Verilog and VHDL, for several development boards, and for different Quartus II versions. Use the filters below to choose the ones that are appropriate for your course.



  • FILTERS
  • HDL:
  • Verilog
    • VHDL
  • Board:
  • DE2
    • DE1
    • DE2-70
    • DE3
  • Quartus II Version: 9.0

Title Downloads
Laboratory Exercises
Lab 1 - Switches, Lights, and Multiplexers PDF 
Lab 2 - Numbers and Displays PDF 
Lab 3 - Latches, Flip-flops, and Registers PDF 
Lab 4 - Counters PDF 
Lab 5 - Timers and Real-Time Clock PDF 
Lab 6 - Adders, Subtractors, and Multipliers PDF 
Lab 7 - Finite State Machines PDF 
Lab 8 - Memory Blocks PDF 
Lab 9 - A Simple Processor PDF 
Lab 10 - An Enhanced Processor PDF 

Rate This Page


  • Educational Materials
    • Overview
  • Development Boards
    • Overview
    • DE0
    • DE1
    • DE2
    • DE2-70
    • DE3
  • Digital Logic
    • Overview
    • Tutorials
    • Laboratory Exercises
    • IP Cores
    • Design Examples
    • Required Tools
    • Textbooks
  • Computer Organization
    • Overview
    • Tutorials
    • Laboratory Exercises
    • IP Cores
    • Design Examples
    • Required Tools
    • Textbooks
  • Software Tools
    • Overview
    • Quartus II Software
    • Modelsim
    • Nios II
    • Altera Monitor Program
    • University Program Design Suite
    • DSP Builder
    Please give us feedback
    Products | End Markets | Technology | Training | Support | About Altera | Buy Online
    Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
    Copyright © 1995-2009 Altera Corporation. All Rights Reserved.
    RSS Feeds
    RSS Feeds
    Email Updates
    Email Updates